

JC19 Rec'd PCT/PTO 3 1 MAY 2001 2100 Pennsylvania Avenue, NW 09/857020 T202.293.7060

www.sughrue.com

May 31, 2001

BOX PCT

Commissioner for Patents Washington, D.C. 20231

PCT/JP99/05795 -filed October 20, 1999

Re:

Application of Yasuhiro SHIRAISHI and Kazuya OHMURA

CONTROL APPARATUS

Assignee: MITSUBISHI DENKI KABUSHIKI KAISHA

Our Ref: Q64727

Dear Sir:

The following documents and fees are submitted herewith in connection with the above application for the purpose of entering the National stage under 35 U.S.C. § 371 and in accordance with Chapter I of the Patent Cooperation Treaty:

☑ an executed Declaration and Power of Attorney.

☐ an English translation of the International Application (twenty-one (21) pages).

 \square five (5) sheets of drawings.

☑ an executed Assignment and PTO 1595 form.

☑ International Search Report, PTO Form-1449 listing the ISR references, and a complete copy of each reference.

It is assumed that copies of the International Application, the International Search Report, the International Preliminary Examination Report, and any Articles 19 and 34 amendments as required by § 371(c) will be supplied directly by the International Bureau, but if further copies are needed, the undersigned can easily provide them upon request,

The Government filing fee is calculated as follows:

Total claims	5	-	20	=	 X	\$18.00	=	\$.00
Independent claims	1	-	3	=	X	\$80.00	=	\$.00
Base Fee							-	\$860.00
								·
TOTAL FILING FEI	E							\$860.00
Recordation of Assign	ment							\$ 40.00
TOTAL FEE							-	\$900.00

Checks for the statutory filing fee of \$860.00 and Assignment recordation fee of \$40.00 are attached. You are also directed and authorized to charge or credit any difference or overpayment to Deposit Account No. 19-4880. The Commissioner is hereby authorized to charge any fees under 37 C.F.R. §§ 1.16, 1.17 and 1.492 which may be required during the entire



Page 2 Q64727

pendency of the application to Deposit Account No. 19-4880. A duplicate copy of this transmittal letter is attached.

There is no claim to priority.

Respectfully submitted,

Darryl Mexic

Registration No. 23,063

DM/plr

Description

Control Apparatus

Technical Field

This invention relates to a control apparatus such as an inverter apparatus or a servo driving apparatus for driving a motor at a variable speed.

Background Art

Fig. 5 is a block diagram showing a configuration of a conventional inverter apparatus. In the drawing, numeral 10 is an inverter main circuit, and numeral 11 is a converter part for converting an AC voltage into a DC voltage, and numeral 12 is a capacitor for smoothing a DC voltage, and numeral 13 is an inverter part, which comprises a transistor and a diode, for converting a DC voltage into an AC voltage, and the inverter main circuit 10 comprises the converter part 11, the capacitor 12 and the inverter part 13. Numeral 14 is a motor driven at a variable speed by an output from the inverter part 13. Also, numeral 20 is an inverter control circuit which has an interface to the outside and controls the inverter part 13, and numeral 21 is nonvolatile memory, and numeral 22 is an operating panel for performing setting and display of a frequency or a parameter etc., and numeral 30 is a microcomputer (hereinafter referred

to as CPU) which is respectively connected to the nonvolatile memory 21 and the operating panel 22 and performs various calculations based on information inputted from the operating panel 22 and information stored in the nonvolatile memory 21.

Also, the operating panel 22 comprises a display part 23 for displaying data, a key group 24 for performing a selection, a modification, a determination of data, operations of a run and a stop of the inverter apparatus and so on, and a variable resistor 25 for changing and outputting a voltage from 0 V to 5 V according to a rotation angle.

Also, in the CPU 30, numeral 31 is key input means for reading an on-off signal given from the key group 24 on the operating panel 22, and numeral 32 is variable resistance value input means for detecting and digitizing an analog value inputted from the variable resistor 25 on the operating panel 22, and numeral 33 is control panel control means for analyzing an input signal obtained from the key input means 31 and the variable resistance value input means 32 and outputting data according to an input from the outside, and numeral 34 is display means for controlling the display part 23 on the operating panel 22.

Numeral 35 is inverter control means for performing controls of a start, a stop, a change in an output frequency, etc. of the inverter apparatus by performing on-off control of the transistor of the inverter part 13 based on information obtained from the control panel control means 33, and the inverter control

means creates data outputted to the display part 23 of an output frequency, an output current, etc. and delivers the data to the control panel control means 33.

Also, numeral 36 is memory communication means for reading and writing data of the nonvolatile memory 21, and the control panel control means 33 requires reading and writing of data of the nonvolatile memory 21 to the memory communication means 36 as necessary.

The CPU 30 comprises the key input means 31, the variable resistance value input means 32, the control panel control means 33, the display means 34, the inverter control means 35 and the memory communication means 36 previously constructed in the inside by software.

Next, operations of the conventional apparatus will be described.

When a voltage is supplied from a power source to the inverter apparatus, the CPU 30 reads data of the nonvolatile memory 21 by the memory communication means 36 and outputs proper data to the display part 23 by the control panel control means 33 based on information on the corresponding parameter. It is constructed so that an inverter output frequency is normally displayed on the display part 23 and the present state (run state, stop state) of the inverter apparatus or for the run state, what frequency (Hz) the inverter apparatus runs with is recognized.

When the output frequency is modified, there are two patterns of the case of making a modification with an analog value by the variable resistor 25 and the case of making a modification with a digital value by key operations of a " Δ " key and a " ∇ " key (not shown) in the key group 24. These two patterns of a run mode can be selected by a "run mode switching" key (not shown) in the key group 24.

When the output frequency is modified by the variable resistor 25, an analog run mode is first selected by the "run mode switching" key. The information is delivered from the key input means 31 to the operating panel 22 and a modification of the run mode is made according to an internal state of the inverter control means 35. When the variable resistor 25 is next operated (a frequency setting value increases in the case of rotating in a clockwise direction at the time of frequency setting), the variable resistance value input means 32 detects a voltage inputted from the variable resistor 25 and makes a conversion to a digital value in the inside. The digitized data is delivered to the control panel control means 33 and is converted into a setting frequency value according to calibration value data previously stored in the nonvolatile memory 21.

When the output frequency is modified by the setting in the variable resistor, the output frequency reaches a setting value at constant acceleration or deceleration time after the setting in the variable resistor, so that a phenomenon in which an

overshoot occurs to a target value or an undershoot occurs in an attempt to set again further and thus it is quite difficult to set the value to the target value tended to occur. Also, when the output frequency is modified by the setting in the variable resistor, it was difficult to fix the value exactly to a round value such as 60.0 Hz.

Also, when a setting frequency is set with a digital value, in a manner similar to the above, the run mode is first switched to a digital run mode and next, a display/operation mode is modified from a monitor mode to a frequency setting mode by an operation of pressing a "MODE" key (not shown) for making a transition of a state of the operating panel and so on. Then, a value is modified by a " Δ " key and a " ∇ " key in the key group 24. Since the value during the modification is displayed on the display part 24 at any time, an operator modifies a setting value by pressing the " Δ " key and the " ∇ " key while watching the value on the display part 24 and sets the setting value to an arbitrary value and thereafter, the value is determined by an operation of pressing a "SET" key (not shown) for determining a numerical value after the modification and so on.

The control panel control means 33 reads the contents which the operator inputs by the operating panel 22 through the key input means 31 and the volume input means 32 at any time. For example, the control panel control means 33 delivers information

to the inverter control means 35 when detecting that a start command of the inverter apparatus has been inputted by a signal from the key input means 31, and the inverter control means 35 starts calculations of an output frequency and an output voltage. Also, when a change in input of an analog voltage is detected by the volume input means 37, the control panel control means 33 changes a setting frequency according to an analog signal and delivers information to the inverter control means 35, and the inverter control means 35 changes an output frequency and an output voltage according to the setting frequency.

For setting of an output frequency by a key, first, the key group 24 has a "MODE" key for making a transition of mode states such as an output frequency monitor mode, a frequency setting mode or a parameter setting mode (not shown), and the key input means 31 sends the information to the control panel control means 43 whenever the "MODE" key is inputted.

In the frequency setting mode, the present setting frequency is first displayed on the display part 23 and when a " Δ " key and a " ∇ " key are inputted, the key input means 31 measures time in which the key has been pressed or the number of times in which the key is pressed, and delivers the amount of change to the control panel control means 33. The control panel control means 33 calculates the rate of change Δ f in the frequency corresponding to the amount of change, and adds the rate of

change to the present setting frequency, and delivers data to the display means 34, and outputs character data converted there to the display part 23. Then, when a "SET" key having meaning of a determination in the key group 24 is inputted, the information is sent to the control panel control means 33 through the key input means 31 and the control panel control means 33 updates the setting frequency to the present data. The updated setting frequency data is delivered to the inverter control means 35, and an output frequency in response to acceleration or deceleration time is calculated every cycle time of software processing. Then, the output frequency is converted into a signal for turning on or off the transistor of the inverter part 13 inside the inverter control means 35 and is finally outputted to the inverter part 13.

In the conventional inverter apparatus as described above, there was a problem that it is difficult to fix a value exactly to a frequency setting value speedily in the case of setting of an output frequency by the variable resistor. Also, in the case of digital setting, there was a problem that it is necessary to modify a setting value by a " Δ " key and a " ∇ " key after switching to a frequency setting mode once.

This invention is implemented to solve the problems as described above, and an object of the invention is to easily and speedily modify an output frequency of an inverter apparatus and eliminate a fluctuation in the output frequency due to an

overshoot in the case of modifying the output frequency.

Also, when a setting value is modified by a variable resistor, an object is to easily and speedily perform the operations.

Disclosure of the Invention

With a control apparatus of this invention, in the control apparatus comprising a display part for displaying an output frequency and a frequency setting value, and a key group such as an operation mode selection key for selecting operation modes such as a monitor mode for displaying a run state or a setting mode for setting various data, a set key for determinating a setting value or numerical keys, and there are provided a manual pulse generator for manually rotating a handle to generate a command pulse, pulse input means for measuring a pulse outputted from this manual pulse generator and calculating the amount of change in the pulse per unit time, and control panel control means for calculating the output frequency based on the amount of change in the pulse per unit time outputted from this pulse input means, so that the output frequency can be set easily.

Also, the control panel control means can perform setting operations when data is outputted from the pulse input means even in the case that the operation modes are a mode other than the setting mode, so that there is no need to switch the operation modes to the setting mode and a setting operation of the output frequency can be performed easily.

Also, the control panel control means is constructed so as to change a scaling factor of the amount of change in the frequency setting value to the amount of change in the pulse in response to the amount of change in the pulse per unit time, so that the output frequency can be set speedily.

Further, it is constructed so as to maintain the just previous scaling factor of the amount of change in the pulse to the amount of change in the frequency setting value for a constant period of time after stopping the operation of the manual pulse generator, so that a modification can be made speedily when a setting value at the time of setting the output frequency overshoots.

Also, it is constructed so as to make a setting value set by operating the manual pulse generator valid after an input of the set key, so that a fluctuation in the output frequency due to an adjustment in the vicinity of a target setting value can be eliminated.

Brief Description of the Drawings

Fig. 1 is a block diagram showing a configuration of an inverter apparatus according to one embodiment of this invention.

Fig. 2 is a flowchart showing processing of a frequency setting of the inverter apparatus according to one embodiment of this invention.

Fig. 3 is a table showing a relation between the number of

pulses captured during unit time and the amount of change in a numerical value of a setting frequency in a frequency setting by a manual pulse generator in the inverter apparatus according to one embodiment of this invention.

Fig. 4 is a flowchart showing frequency setting processing in the inverter apparatus according to one embodiment of this invention.

Fig. 5 is a block diagram showing a configuration of a conventional inverter apparatus.

Best Mode for Carrying Out the Invention

Fig. 1 is a block diagram showing a configuration of an inverter apparatus according to one embodiment of this invention. In the drawing, numerals 10 to 14, 21, 23, 24, 31, 34 to 36 are similar to that of Fig. 5 acting as a conventional apparatus, and the description is omitted. Numeral 1 is a manual pulse generator for manually rotating a handle to generate a command pulse, and numeral 2 is an operating panel, and numeral 3 is pulse input means, and numeral 4 is control panel control means, and numeral 5 is a CPU, and numeral 6 is an inverter control circuit.

In Fig. 1, the variable resistor 25 in Fig. 5 acting as the conventional apparatus is replaced with the manual pulse generator 1 and also in this connection, the variable resistance value input means 32 is replaced with the pulse input means

3.

The manual pulse generator 1 has an encoder for generating a pulse in response to rotation and is used so as to increase a data value by clockwise rotation and decrease a data value by counterclockwise rotation in setting of a frequency or setting of a parameter.

Next, operations will be described.

When a voltage is supplied from a power source to the inverter apparatus, the CPU 5 reads data of the nonvolatile memory 21 by the memory communication means 36 and outputs proper data to the display part 23 by the control panel control means 4 based on information on the corresponding parameter. It is constructed so that an inverter output frequency is normally displayed on the display part 23, but when the manual pulse generator 1 is rotated in order to modify an output frequency, the pulse input means 3 catches a change in a pulse and delivers information to the control panel control means 4. When the present operation mode is a monitor mode, the control panel control means 4 receives an input of the pulse from the manual pulse generator 1 and modifies the operation mode to a frequency setting mode.

Also, the pulse input means 3 measures an encoder pulse and delivers the amount of change to the control panel control means 4. The control panel control means 4 calculates the rate of change Δ f in the frequency corresponding to the amount of change,

and adds the rate of change to the present setting frequency, and delivers data to the display means 34, and outputs character data converted there to the display part 23.

An operator modifies a setting value using the manual pulse generator 1 while watching the value on the display part 23, and inputs a "SET" key for determining a numerical value after the modification.

Then, setting value information at the time of inputting the "SET" key is sent to the control panel control means 4 through the key input means 31 and the control panel control means 4 updates a setting frequency to the present data. At the same time, the control panel control means 4 returns the operation mode to the monitor mode after inputting the "SET" key and delivers monitor value data to the display means 34.

The updated setting frequency data is delivered to the inverter control means 35, and an output frequency in response to acceleration or deceleration time is calculated every cycle time of software. Then, the output frequency is converted into a signal for turning on or off a transistor inside the inverter control means 35 and is finally outputted to the inverter part 13.

Fig. 2 is a flowchart showing processing of a frequency setting of the inverter apparatus according to one embodiment of this invention.

In step S1, it is checked whether the present operation mode

is a monitor mode or not and if the present operation mode is the monitor mode, subsequently in step S2, it is checked whether the manual pulse generator is rotating or not. If the manual pulse generator is not rotating, the operation mode is modified to the monitor mode in step S3.

Also, if the manual pulse generator is rotating in the determination of step S2, in step S4, the operation mode is modified to a frequency setting mode and subsequently in step S5, setting value data is modified according to the amount of change in a pulse.

If the present operation mode is not the monitor mode in the determination of step S1, subsequently in step S6, it is checked whether there is a frequency setting mode or not and if there is not the frequency setting mode, other mode processing is performed in step S7. Also, if the present operation mode is the frequency setting mode in the determination of step S6, in step S8, it is checked whether the manual pulse generator is stopping or not and if the manual pulse generator is not stopping (the manual pulse generator is rotating), a flow proceeds to step S4 and the operation mode is modified to the frequency setting mode. If the manual pulse generator is stopping in the determination of step S8, subsequently in step S9, it is checked whether five seconds have elapsed after stopping an operation of the manual pulse generator or not and if the five seconds have elapsed, a flow proceeds to step S3

and the operation mode is modified to the monitor mode. If the five seconds have not elapsed after stopping an operation of the manual pulse generator in the determination of step S9, a clock is counted up in step S10.

Fig. 3 is a table showing a relation between the number of pulses captured during unit time and the amount of change in a numerical value of a setting frequency in a frequency setting by the manual pulse generator in the inverter apparatus according to one embodiment of this invention.

It is constructed so as to change the amount of change in a frequency setting value by the number of pulses captured during unit time, and in the drawing, there is shown an example in which when the number of pulses captured during unit time (the number of pulses/100mS) is 1 to 5, as a normal setting mode, case that the number of pulses/100mS is 1 to 5: the amount of change in the frequency setting value is set at 0.1 to 0.5, and

also, when the number of pulses captured during unit time (the number of pulses/100mS) is 6 to 10, as an acceleration setting mode,

case that the number of pulses/100mS is 6: the amount of change in the frequency setting value is set at 1.0,

case that the number of pulses/100mS is 7: the amount of change in the frequency setting value is set at 2.0,

case that the number of pulses/100mS is 8 : the amount of change

in the frequency setting value is set at 3.0, case that the number of pulses/100mS is 9: the amount of change in the frequency setting value is set at 4.0, case that the number of pulses/100mS is 10: the amount of change in the frequency setting value is set at 5.0.

In the control panel control means 4, the rate of change Δ f in the frequency is proportional to a speed at which a dial of the manual pulse generator is turned, that is, the number of pulses captured during unit time, and it is constructed so that only a change is made by 0.1 Hz (normal setting mode) when the manual pulse generator 1 is slowly turned (for example, the case that the number of pulses/100mS is 1 in Fig. 3), but the amount of change is increased according to the speed (acceleration setting mode) when the manual pulse generator 1 is quickly turned (for example, the case that the number of pulses/100mS is 6 to 10 in Fig. 3).

Fig. 4 is a flowchart showing frequency setting processing in the inverter apparatus according to one embodiment of this invention.

In step S21, it is checked whether 100 mS have elapsed since the last processing or not and if there is shorter than 100 mS since the last processing, a clock A is counted up in step S22.

If 100 mS have elapsed since the last processing in the check of step S21, in step S23, pulses are read from the manual pulse

....

generator 1 and the following expression is calculated.

The amount of change = the number of pulses of this time - the number of pulses of last time

In step S24, it is checked whether the amount of change is present or absent and if the amount of change \neq 0, subsequently in step S25, it is checked whether an absolute value of the amount of change \geq 6 or not and if the absolute value of the amount of change < 6, a setting mode is modified to a normal setting mode in step S26.

If the absolute value of the amount of change ≥ 6 in the determination of step S25, in step S27, a value of the minimum digit of a setting frequency f is cleared to zero and in step S28, the setting mode is modified to an acceleration setting mode.

In an output frequency in the actual inverter apparatus, the case of setting a numerical value having no fraction such as 60.0 Hz is larger than the case of setting a numerical value having a fraction such as 60.3 Hz, so that a value of a table seen simply is not added simply and after a fraction is first discarded, a transition is made to the acceleration setting mode and a numerical value having no fraction is added.

In step S29, the amount of change in a setting value is seen in the table.

If the amount of change = 0 in the determination of step S24, subsequently in step S30, it is checked whether a state of the

amount of change = 0 has continued for 0.5 s or longer or not and if the state of the amount of change = 0 has continued for 0.5 s or longer, the setting mode is modified to the normal setting mode in step S31.

If the state of the amount of change = 0 has continued for shorter than 0.5 s in the determination of step S30, in step S32, a clock B is counted up and in step S33, the amount of change in the setting value is cleared to zero.

When a numerical value with a large target value (for example, 60 Hz) is set using the manual pulse generator 1, an acceleration setting mode with a large amount of change per scale of a dial is used. In step S30, even when rotation of a dial of the manual pulse generator 1 stops after proceeding to the acceleration setting mode, if the state of the amount of change = 0 has continued for shorter than 0.5 s, it is constructed so as to maintain the acceleration setting mode, so that even in case of exceeding a target value by an operation of the manual pulse generator 1, a return from the overshot point to 60 Hz of the target value can speedily be made at the amount of change in the setting value of the acceleration setting mode.

In the above description, the example of the inverter apparatus as a control apparatus has been described, but it is similar also in a servo driving apparatus.

Industrial Applicability

As described above, the present invention is suitable for use in applications of setting the amount of change in an output frequency etc. in a control apparatus such as an inverter apparatus or a servo driving apparatus for driving a motor at a variable speed.

Claims

- 1. A control apparatus comprising a display part for displaying an output frequency and a frequency setting value, and a key group such as an operation mode selection key for selecting operation modes such as a monitor mode for displaying a run state or a setting mode for setting various data or a set key for determining a setting value, characterized in that there are provided a manual pulse generator for manually rotating a handle to generate a command pulse, pulse input means for measuring a pulse outputted from this manual pulse generator and calculating the amount of change in the pulse per unit time, and control panel control means for calculating the output frequency based on the amount of change in the pulse per unit time outputted from this pulse input means.
- 2. A control apparatus as defined in claim 1, characterized in that the control panel control means can perform setting operations when data is outputted from the pulse input means even in the case that the operation modes are a mode other than the setting mode.
- 3. A control apparatus as defined in claim 1, characterized in that the control panel control means is constructed so as to change a scaling factor of the amount of change in the frequency setting value to the amount of change in the pulse in response to the amount of change in the pulse per unit time.
- 4. A control apparatus as defined in claim 3, characterized


in that it is constructed so as to maintain the just previous scaling factor of the amount of change in the frequency setting value to the amount of change in the pulse for a constant period of time after stopping the operation of the manual pulse generator.

5. A control apparatus as defined in claim 1, characterized in that it is constructed so as to make a setting value set by operating the manual pulse generator valid after an input of the set key.

Abstract


An object of this invention is to obtain a control apparatus capable of easily and speedily setting an output frequency, and it is constructed so as to change a change width of a frequency setting value in response to a rotational speed of a handle operation by an operator using a manual pulse generator for manually rotating a handle to generate a command pulse.





2/5

FIG. 2




The first the war and the second to the second the second that the second that

3/5


FIG. 3

SETTING MODE	NORMAL SETTING MODE				ACCELERATION SETTING MODE					
THE AMOUNT OF CHANGE IN FREQUENCY SETTING VALUE	0.1	0.2	0.3	0.4	0.5	1.0	2.0	3.0	4.0	5.0
THE NUMBER OF PULSES/100ms	1	2	3	4	5	6	7	8	9	10









Declaration and Power of Attorney for Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。	My residence, post office address and citizenship are as stated next to my name,
下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者(下記の氏名が一つの場合)もしくは最初かつ共同発明者であると(下記の名称が複数の場合)信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
modified that tone	CONTROL APPARATUS
Third Manner transfer of the control	
上記発明の明細書(下記の欄でX印がついていない場合は、本書に添付)は、	the specification of which is attached hereto unless the following box is checked:
	~ was filed on as United States Application Number or PCT International Application Number
(該当する場合) に訂正されました。	and was amended on (if applicable).
私は、特許請求範囲を含む上記訂正後の明細書を検討 し、内容を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.
私は、連邦規則法典第37編第1条56項に定義されるとおり、 特許資格の有無について重要な情報を開示する義務があるこ とを認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編第119条(a)-(d)項又は第365条(b)項に基き下記の、米国以外の国の少なくとも一カ国を指定している特許協力条約第365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Applications 外国での先行出願			Priority Not Claimed 優先権主張なし
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	
(番号) (番号) 私は、第35編米国法典119条(e) 規定に記載された権利をここに主張 (C) (Application No.)	項に基づいて下記の米国特許出願 致します。	I hereby claim the benefit under I Section 119(e) of any United Statisted below.	
(Application No.)	(Filing Date)	(Application No.)	(Filing Date)
。 (出願番号)	(出願日)	(出願番号)	(出願日)
米国特許出願に記載された権 許協力条約第365条(c)に基づ 本出願の各請求範囲の内容が 項又は特許協力条約で規定 出願に開示されていない限り、 降で本出願書の日本国内又に	3 米国法典第35編第112条第1 れた方法で先行する米国特許 その先行米国出願書提出日以 は特許協力条約国際出願提出 連邦規則法典第37編第1条第 質無に関する重要な情報につい	I hereby claim the benefit of Ti Section 120 of any United States any PCT International application of listed below and, insofar as the sclaims of this application is not constant of States or PCT International application by the first paragraph of Title 35, 112, I acknowledge the duty information which is material to pa 37, Code of Federal Regulations, available between the filing date of national or PCT International filing of	application(s), or 365(c) of lesignating the United States, ubject matter of each of the disclosed in the prior United ation in the manner provided United States Code Section to disclose any material stentability as defined in Title Section 1.56 which became if the prior application and the
(Application No.) (出顧番号)	(Filing Date) (出願日)	(Status: Patented, Pend (現況:特許許可済、(
(Application No.) (出願番号)	(Filing Date) (出願日)	(Status: Patented, Pend (現況:特許許可済、6	•

私は、私自身の知識に基づいて本宣言中で私が行う表明が 真実であり、かつ私の入手した情報と私の信ずるところに基づく 表明が全て真実であると信じていること、さらに故意になされた 虚偽の表明及びそれと同等の行為は米国法典第18編第1001 条に基づき、罰金または拘禁、もしくはその両方により処罰され ること、そしてそのような故意による虚偽の声明を行えば、出願し た、又は既に許可された特許の有効性が失われることを認識 し、よってここに上記のごとく宣誓を致します。 I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration

(日本語宣言書)

委任状: 私は、下記の発明者として、本出願に関する一切の 手続きを米国特許商標局に対して遂行する弁理士又は代理 人として、下記のものを指名致します。(弁護士、又は代理人の 氏名及び登録番号を明記のこと) POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

John H. Mion, Reg. No. 18,879; Thomas J. Macpeak, Reg. No. 19,292; Robert J. Seas, Jr., Reg. No. 21,092; Darryl Mexic, Reg. No. 23,063; Robert V. Sloan, Reg. No. 22,775; Peter D. Olexy, Reg. No. 24,513; J. Frank Osha, Reg. No. 24,625; Waddell A. Biggart, Reg. No. 24,861; Louis Gubinsky, Reg. No. 24,835; Neil B. Siegel, Reg. No. 25,200; David J. Cushing, Reg. No. 28,703; John R. Inge, Reg. No. 26,916; Joseph J. Ruch, Jr., Reg. No. 26,577; Sheldon I. Landsman, Reg. No. 25,430; Richard C. Turner, Reg. No. 29,710; Howard L. Bernstein, Reg. No. 25,665; Alan J. Kasper, Reg. No. 25,426; Kenneth J. Burchfiel, Reg. No. 31,333; Gordon Kit, Reg. No. 30,764; Susan J. Mack, Reg. No. 30,951; Frank L. Bernstein, Reg. No. 31,484; Mark Boland, Reg. No. 32,197; William H. Mandir, Reg. No. 32,156; Scott M. Daniels, Reg. No. 32,562; Brian W. Hannon, Reg. No. 32,778; Abraham J. Rosner, Reg. No. 33,276; Bruce E. Kramer, Reg. No. 33,725; Paul F. Neils, Reg. No. 33,102 and Brett S. Sylvester, Reg. No. 32,765



書類送付先:

Send Correspondence to:

SUGHRUE, MION, ZINN, MACPEAK & SEAS, PLLC 2100 Pennsylvania Avenue, N.W., Washington, D.C. 20037-3202

直通電話連絡先: (名称及び電話番号)	D	irect Telephone Calls to: (name and telephone number)
	(202)29	93-7060
571 		
唯一又は第一発明者名		Full name of sole or first inventor
		Yasuhiro SHIRAISHI
発明者の署名	日付	Inventor's signature Date
		Yasuhito Shiraishi May 22, 2001
住所		Residence
		Tokyo, Japan
国籍		Citizenship
		Japan
郵便の宛先		Post office address c/o Mitsubishi Denki Kabushiki
		Kaisha,
		2-3, Marunouchi 2-chome, Chiyoda-ku,
		Tokyo 100-8310, Japan
第二共同発明者名(該当する場合)		Full name of second joint inventor, if any
		Kazuya QHMURA
第二発明者の署名	日付	Second inventor's signature Date
		kazuya Ohmura May 22, 2001
住所		Residence
		Tokyo, Japan
国籍		Citizenship
		Japan
郵便の宛先		Post office address c/o Mitsubishi Denki Kabushiki
		Kaisha,
	·•	2-3, Marunouchi 2-chome, Chiyoda-ku,
		Tokyo 100-8310, Japan
		<u> </u>

(第三以降の共同発明者についても同様に記載し、署名をするこ (Supply similar information and signature for third and subsequent joint inventors.)